SE - 13

Total No. of Pages: 4

Seat	
No.	

Final Year B. Tech. (Computer Science and Engineering) (Semester-VII) (CBCS) Examination, March-2023 ADVANCED COMPUTER ARCHITECTURE

		Sub. Co	de: 838	56	
	.30 p.	e: Thursday, 15 - 06 - 2023 m. to 5.00 p.m. 1) All questions are com 2) Figures to the right iii 3) All questions carry eq	dicate full	marks.	otal Marks : 70
Q1) a)	Ch	cose the correct option represent t_p , memory cycletime t_m	esenting	the relationship a	nong processor
		t < t < t p		$t_{\rm m} \le t_{\rm d} \le t_{\rm p}$	· · · · · · · · · · · · · · · · · · ·
		$t_{\rm m} > t_{\rm d} > t_{\rm m}$		$t_d > t_m > t_p$	
b)		e interleaving of CPU and			ral programs is
	i)	Batch processing			Two. I
	ii)	Time sharing			
	iii)	Multitasking			
	iv)	Multiprogramming			
c)	In S the	SIMD computer, which of t set of PEs into enabled and	he follow d disable	ring scheme is use sets?	ed to partitions [1]
	i)	Routing scheme	ii)	Broadcasting	
	iii)	Network topology	iv)	Masking scheme	,
d)	In p	ipeline, the computer clock	k period i	s defined by	[1]
	i)	Maximum of time delays	of all stag	ges plus time dela	y of latch
	ii)	Minimum of time delays	of all stag	es plus time delay	of latch
	iii)	Average of time delays of	all stages	plus time delay	of latch
	iv)	None of the above			Р.Т.О.

(a)	Ido	olly a linearningline with lea	101		- 13
e)		ally, a linear pipeline with k s riods	tages ca	an process n tasks in	clock [1]
	i)	k-(n+1)	ii)	k*(n-1)	1-1
	iii)	k+(n+1)	iv)	k+(n-1)	
f)		the S access memory organ rieve the information from pa			ed to
	i)	Higher (n-m) bits	ii)	Lower (n-m) bits	
	iii)	Higher m bits	iv)	Lower m bits	
g)	An	nemory hierarchy takes adva	ntage o	f	[1]
	i)	Principle of Locality			
	ii)	Principle of Multithreading			
	iii)	Principle of Multiaccess			
	iv)	None of the above			
h)		eache that has just one block same location) is called	per set	(so a block is always place	ed in
	i)	direct-mapped cache	ii)	fully associative cache	
	iii)	multilevel cache	iv)	None of the above	
i)	bits	ssociative memory, which re slices to be involved in the pa words in the associative men	rallel co	d is used to enable or disable or disable omparision operations acros	e the s all
	i)	Masking register	ii)	Temporary register	- Turket
	iii)	Indicator register	iv)	Comparand register	
j)	Wh	ich registeris used to handle	the IF s	tatements in Vector loops?	[1]
	i)	Vector length register	ii)	Scalar register	
	iii)	Vector mask register	iv)	None of the above	
k)	GPU prog	Is have the following type of gramming environment:	paralle	lism that can be captured by	the [1]
	i)	Multithreading			
2	ii)	MIMD			
	iii)	SIMD			
	iv)	Instruction-level			
	v)	All the above			

					SE -	13
	1)	In C	GPU computational structure, a	Grid	l consists of	[1]
	2	i)	ThreadBlocks	ii)	Threads	12000
		iii)	Registers	iv)	None of the above	
	m)	Mu	ltiprocessors are computers co	onsist	ing ofprocessors.	[1]
		i)	Tightly coupled	ii)	Loosely coupled	
		iii)	Medium coupled	iv)	None of the above	
	n)	Syn	nmetric (shared memory) mu	ıltipro	ocessors are sometimes ca	illed [1]
		i)	Cache only memory access	ii)	Uniform memory access	
		iii)	Non uniform memory access	iv)	All the above	
2)	Solv a)		y two of the following question			ssor
	a)		nputers.	203311	g meenamsms m umproce	[7]
	b)	Exp	plain basic concept of pipelined	proce	ssors with space-time diagra	ms. [7]
	c)	Wh	at is principle of locality? Expla	ain the	e typical memory hierarchy.	[7]
3)	Solv	ve an	y two of the following question	ns (7 N	Marks Each)	\$
	a)	Exp	plain how to evaluate the cost o	f an Iı	ntegrated Circuit.	[7]
	b)	JULIER AGEN	olain Handler's classification of processing.	pipeli	ine processor according to le	vels
	c)	Exp	blain the set associative scheme	of pl	acing the block in a cache.	[7]

Q4) Solve any two of the following question (7 Marks Each)

- a) What is Vector Operand? Explain the classification of vector instructions into four primitive types with example. [7]
- Explain the data routing and masking mechanisms for processing elements in SIMD computers.
- Explain the basic structure of a centralized shared-memory multiprocessor based on a multicore chip. [7]

Q5) Solve any two of the following question (7 Marks Each)

- a) State the three types of pipelined vector processing methods and explain the horizontal vector processing method with example. [7]
- b) Explain NVIDIA GPU Computational Structure. [7]
- c) What is cache coherence protocol? Explain the two classes of cache coherence protocols. [7]

B B B

SE - 32

Seat	
No.	

Total No. of Pages: 3

B. Tech. (Computer Science and Engineering) (Part - IV)

	(5	emes	ter - VII) (CBCS) Exa			arch - 2023
			CLOUD COM		PLOSTING TWO	
			Sub. Code	838	357	
			iday, 16- 06- 2023			Total Marks: 70
			о 05.00 р.т.			
Instructi	ons:	1) 2)	All questions are compulse			
		3)	Assume suitable data who Figures to the right indica			
Q1) So						(1 Mark Each)
i)	Но	w ma	ny service models are pri	maril	y present i	n the Cloud?
	a)	1		b)	2	
	c)	3	The second second	d)	4	
ii)	-	W 284	describes a distribu	ition	model in	which applications are
			y a service provider and i			to users.
	a)		AS - Infrastructure-as-a-Se		е	
	b)		S - Platform-as-a-Service			
	c)		S - Software-as-a-Service	•		
	d)		the answers are true			
iii)	Wh	at is t	the IaaS service provider?			
	a)	EC2	2	b)	EC1	
	c)	EC1	10	d)	hybride	
iv)	-		allows you to leverage the	seen	ningly infin	ite compute resources
	n nearestan		infrastructure.			
	a)	IaaS		b)	SaaS	
	c)	Caa		d)	PaaS	
v)	Wh		the following is a type of		ıd computi	ng service?
	a)		ware-as-a-Service (SaaS)			
	b)	Soft	ware-and-a-Server (SaaS)		
	c)	Serv	rice-as-a-Software (SaaS)			
	d)	Soft	ware-as-a-Server (SaaS)			
					9	PTO

vi)	Th	a avample of Iss C '		SE - 3.
VI)	a)	e example of IaaS service Cloudera		
	c)	AWS	b	
autry.			d	
vii)	me	ogle Apps is a suite of c ludes e-mail (Gmail), Org cuments (Google Docs),	anizer (G	applications that loogle Calendar), Word Processing
	a)	IaaS	b)	
	c)	SaaS	d)	
viii)	Wh	ich of the following is an	ong the	orimary uses of cloud computing
	a)	security	b)	
	c)	data privacy	d)	operational cost
ix)	Wh	ich of these is not a majo	r type of	cloud computing usage?
	a)	Platform as a Service	b)	
	c)	Internet as a Service	d)	
x)		is a complete opera	ting envir	onment with a user interface and
	appl	lications.	A	and morning and
	a)	IaaS	b)	SaaS
	c)	PaaS	d)	All the answers are true
xi)		provides virtual mad	chines, vii	rtual storage, virtual infrastructure
		other hardware assets.		
	a)	laaS	b)	SaaS
***		PaaS	d)	All the answers are true
	Serv	ice, Platform as a Service	and Soft	very models: Infrastructure as a sware as a Service,
	a)	cloud provider	b)	cloud service
		cloud enabler	d)	none of the Above
	provi	cloud computides and manages some rarces provided externally.	esources	ronment the organization itself locally and the remaining other
		public	b)	hybrid
(c)	private	d)	all of the Above
civ)		cloud supports the uti	20.00%	ability and effectiveness for a
ł	ousin	ess.		and chectiveness for a
a	1)]	public	b)	hybrid
C	(:)	orivate		all of the Above

vi)	Th	e example of IaaS service	e model	SE - 3.
, date	a)	Cloudera	b)	Azure
	c)	AWS	d)	
vii)	inc	oogle Apps is a suite of cludes e-mail (Gmail), Or cuments (Google Docs),	cloud com ganizer (G	puting applications that
	a)	IaaS	b)	
	c)	SaaS	d)	
viii)	W	nich of the following is an	nong the r	orimary uses of cloud computing?
	a)	security	b)	
	c)	data privacy	d)	operational cost
ix)	Wh	ich of these is not a majo	or type of	cloud computing usage?
	a)	Platform as a Service	b)	
	c)	Internet as a Service	d)	
x)		is a complete opera	ating envir	onment with a user interface and
	A S	lications.	N.	
	a)	IaaS	b)	SaaS
120	c)	PaaS) d)	All the answers are true
xi)		provides virtual ma	chines, vir	tual storage, virtual infrastructure
		other hardware assets.		
	a)	laaS	b)	SaaS
	c)	PaaS	d)	All the answers are true
	Serv	ice, Platform as a Servic	e and Soft	very models: Infrastructure as a ware as a Service,
	a)	cloud provider	b)	cloud service
	c)	cloud enabler	d)	none of the Above
	prov	cloud computides and manages some urces provided externally	resources	conment the organization itself locally and the remaining other
1	a)	public	b)	hybrid
	c)	private	d)	all of the Above
civ)		cloud supports the ut	most scal	ability and effectiveness for a
	-51	iess.		
		public	b)	hybrid
(:)	private	d)	all of the Above

SE - 32

Q2) Solve any 2 of the following:

(7 Marks Each)

- a) Explain characteristics of cloud computing.
- b) Explain Platform as a Services (PaaS).
- c) Explain benefits of virtualization.

Q3) Solve any 2 of the following:

(7 Marks Each)

- a) Describe implementation levels of virtualization.
- b) Explain Infrastructure as a Services (IaaS).
- c) Differentiate between cloud computing and grid computing.

Q4) Solve any 2 of the following:

(7 Marks Each)

- a) Describe different approach to virtualization.
- b) Explain case study Amazon EC2.
- c) Explain Service level Agreements (SLAs).

Q5) Solve any 2 of the following:

(7 Marks Each)

- a) Describe features of Google computing engine.
- b) Explain Service Oriented Architecture (SOA).
- c) Explain data privacy and security issues in cloud computing.



Total No. of Pages: 4

Seat		
No.		

Final Year B. Tech. (Computer Science and Engineering) (Semester - VII) (CBCS) Examination, March - 2023 ADVANCED COMPUTER ARCHITECTURE

Sub. Code: 83856

		e : Thursday, 15 - 06 - 20 .m. to 5.00 p.m.		Total Ma			
Instructi	ons:	1) All questions are	compulsory.				
		2) Figures to the right					
		3) All questions carr	y equal marks.				
Q1) a)	Ch	oose the correct option	representing t	he relationship among pr	ocessor		
	cyc	ele t _p , memory cycletim	e t _m , device a	verage access time t _d .	[1]		
	i)	$t_d < t_m < t_p$	ii)	$t_{\rm m} \le t_{\rm d} \le t_{\rm p}$			
	iii)	$t_{\rm m} > t_{\rm d} > t_{\rm p}$	iv)	$t_d > t_m > t_p$	19		
b)	The	e interleaving of CPU a	nd I/O opera	tions among several prog	grams is		
	cal	led			[1]		
	i)	Batch processing					
	ii)	Time sharing					
	iii)	Multitasking					
	iv)	Multiprogramming					
c)	In S	SIMD computer, which	of the follow	ving scheme is used to pa	rtitions		
	the	set of PEs into enabled	l and disable	sets?	[1]		
	i) .	Routing scheme	ii)	Broadcasting			
	iii)	Network topology	iv)	Masking scheme			
d)	In p	pipeline, the computer of	clock period i	s defined by	[1]		
	i)) Maximum of time delays of all stages plus time delay of latch					
	ii)	ii) Minimum of time delays of all stages plus time delay of latch					
	iii)	Average of time delay	s of all stage	s plus time delay of latch	i		
	iv)	None of the above			8 =		
					P.T.O.		

2				6 "	SI	E - 1:
e)) I	deally, a linear pipeline with k	stages	can process 1	n tasks in	cloc
	i)	eriods				[1
	- 1		ii)			
A	ii	The same was a second of the s	iv		Sept.	
f)	re	the S access memory organetrieve the information from pa	izatio: rticula	n, which add r module	lress bits are u	ised to
	i)	Higher (n-m) bits	ii)	Lower (n-	-m) bits	10.
	iii	Higher m bits	iv)			
g)	A	memory hierarchy takes adva-	ntage o			[1]
	i)	Principle of Locality				[+]
	ii)	Principle of Multithreading				
	iii)	Principle of Multiaccess				
	iv)	None of the above				
h)	A the	cache that has just one block same location) is called	per se	t (so a block	is always plac	
	i)	direct-mapped cache	ii)	fully assoc	iative cache	[1]
	iii)	multilevel cache	iv)	None of th		
)	In a	associative memory, which reg slices to be involved in the par	ristere	d is used to a	mable on disse	le the
	the	words in the associative mem	ory?	omparision (operations acro	ss all [1]
	i)	Masking register	ii)	Temporary	register	[-]
	iii)	Indicator register	iv)	Comparano	l register	
	Wh	ich registeris used to handle tl	ne IF s	tatements in	Vector loops?	[1]
	i)	Vector length register	ii)	Scalar regis		IAI
	iii)	Vector mask register	iv)	None of the		
	GPU prog	Is have the following type of pramming environment:		lism that can	be captured by	25/22/27
	i)	Multithreading				[1]
	ii)	MIMD				
j	iii)	SIMD				
j	iv)	Instruction-level				

All the above

m) Multiprocessors are computers consisting ofprocessors. [1 i) Tightly coupled ii) Loosely coupled iii) Medium coupled iv) None of the above n) Symmetric (shared memory) multiprocessors are sometimes called i) Cache only memory access ii) Uniform memory access iii) Non uniform memory access iv) All the above 2) Solve any two of the following question (7 Marks Each) a) List and explain the parallel processing mechanisms in uniprocesso computers. [7 b) Explain basic concept of pipelined processors with space-time diagrams [7 c) What is principle of locality? Explain the typical memory hierarchy. [7 3) Solve any two of the following questions (7 Marks Each) a) Explain how to evaluate the cost of an Integrated Circuit. [7 b) Explain Handler's classification of pipeline processor according to levels of processing. [7		1)	In GPU computati	Occupation of the second secon	Grio	d consists of		[1]
m) Multiprocessors are computers consisting ofprocessors. [1 i) Tightly coupled ii) Loosely coupled iii) Medium coupled iv) None of the above n) Symmetric (shared memory) multiprocessors are sometimes called [1 i) Cache only memory access ii) Uniform memory access iii) Non uniform memory access iv) All the above 2) Solve any two of the following question (7 Marks Each) a) List and explain the parallel processing mechanisms in uniprocessor computers. [7 b) Explain basic concept of pipelined processors with space-time diagrams [7 c) What is principle of locality? Explain the typical memory hierarchy. [7 3) Solve any two of the following questions (7 Marks Each) a) Explain how to evaluate the cost of an Integrated Circuit. [7 b) Explain Handler's classification of pipeline processor according to levels of processing. [7			ThreadBlock	S	ii)	Threads		
ii) Tightly coupled ii) Loosely coupled iii) Medium coupled iv) None of the above n) Symmetric (shared memory) multiprocessors are sometimes called			iii) Registers		iv)	None of the	above	
iii) Medium coupled iv) None of the above n) Symmetric (shared memory) multiprocessors are sometimes called		m)	Multiprocessors a	re computers cor	nsist	ing of	_processors.	[1]
n) Symmetric (shared memory) multiprocessors are sometimes called [1] i) Cache only memory access ii) Uniform memory access iii) Non uniform memory access iv) All the above 2) Solve any two of the following question (7 Marks Each) a) List and explain the parallel processing mechanisms in uniprocesso computers. [7] b) Explain basic concept of pipelined processors with space-time diagrams [7] c) What is principle of locality? Explain the typical memory hierarchy. [7] 3) Solve any two of the following questions (7 Marks Each) a) Explain how to evaluate the cost of an Integrated Circuit. [7] b) Explain Handler's classification of pipeline processor according to levels of processing. [7]			i) Tightly coupl	ed	ii)	Loosely co	upled	
ii) Cache only memory access ii) Uniform memory access iii) Non uniform memory access iv) All the above 2) Solve any two of the following question (7 Marks Each) a) List and explain the parallel processing mechanisms in uniprocesso computers. [7 b) Explain basic concept of pipelined processors with space-time diagrams [7 c) What is principle of locality? Explain the typical memory hierarchy. [7 3) Solve any two of the following questions (7 Marks Each) a) Explain how to evaluate the cost of an Integrated Circuit. [7 b) Explain Handler's classification of pipeline processor according to levels of processing. [7			iii) Medium coup	oled	iv)	None of the	above	
i) Cache only memory access ii) Uniform memory access iii) Non uniform memory access iv) All the above 2) Solve any two of the following question (7 Marks Each) a) List and explain the parallel processing mechanisms in uniprocesso computers. [7 b) Explain basic concept of pipelined processors with space-time diagrams [7 c) What is principle of locality? Explain the typical memory hierarchy. [7 3) Solve any two of the following questions (7 Marks Each) a) Explain how to evaluate the cost of an Integrated Circuit. [7 b) Explain Handler's classification of pipeline processor according to levels of processing. [7		n)	Symmetric (share	ed memory) mul	tipro	ocessors are	sometimes ca	lled
iii) Non uniform memory access iv) All the above 2) Solve any two of the following question (7 Marks Each) a) List and explain the parallel processing mechanisms in uniprocesso computers. [7 b) Explain basic concept of pipelined processors with space-time diagrams [7 c) What is principle of locality? Explain the typical memory hierarchy. [7 3) Solve any two of the following questions (7 Marks Each) a) Explain how to evaluate the cost of an Integrated Circuit. [7 b) Explain Handler's classification of pipeline processor according to levels of processing. [7								[1]
2) Solve any two of the following question (7 Marks Each) a) List and explain the parallel processing mechanisms in uniprocesso computers. [7] b) Explain basic concept of pipelined processors with space-time diagrams [7] c) What is principle of locality? Explain the typical memory hierarchy. [7] 3) Solve any two of the following questions (7 Marks Each) a) Explain how to evaluate the cost of an Integrated Circuit. [7] b) Explain Handler's classification of pipeline processor according to levels of processing. [7]			i) Cache only n	nemory access	ii)	Uniform m	emory access	
a) List and explain the parallel processing mechanisms in uniprocessor computers. [7] b) Explain basic concept of pipelined processors with space-time diagrams [7] c) What is principle of locality? Explain the typical memory hierarchy. [7] 3) Solve any two of the following questions (7 Marks Each) a) Explain how to evaluate the cost of an Integrated Circuit. [7] b) Explain Handler's classification of pipeline processor according to levels of processing. [7]			iii) Non uniform	memory access	iv)	All the abov	/e	
c) What is principle of locality? Explain the typical memory hierarchy. [7] 3) Solve any two of the following questions (7 Marks Each) a) Explain how to evaluate the cost of an Integrated Circuit. [7] b) Explain Handler's classification of pipeline processor according to levels of processing. [7]	2)		List and explain	~~	in the	07. 40	ns in uniproce	ssor [7]
3) Solve any two of the following questions (7 Marks Each) a) Explain how to evaluate the cost of an Integrated Circuit. [7 b) Explain Handler's classification of pipeline processor according to level of processing.		b)	Explain basic conc	ept of pipelined p	госе	essors with sp	ace-time diagra	ams. [7]
Explain how to evaluate the cost of an Integrated Circuit. [7 Explain Handler's classification of pipeline processor according to level of processing. [7		c)	What is principle of	of locality? Explai	n th	e typical men	nory hierarchy.	[7]
Explain Handler's classification of pipeline processor according to levels of processing. [7]	3)	Solv	e any two of the fo	llowing questions	s (7)	Marks Each)		
of processing. [7		a)	Explain how to ev	aluate the cost of	an I	ntegrated Cir	cuit.	[7]
c) Explain the set associative scheme of placing the block in a cache. [7		b)	INCREMENTAL STREET, DESCRIPTION OF STREET	classification of p	ipel	ine processor	according to le	vels [7]
		c)	Explain the set ass	sociative scheme	of p	lacing the blo	ock in a cache.	[7]

Q4) Sol	ve any two of the following question (7 Marks Each)
a)	What is Vector Operand? Explain the classification of vector instructions into four primitive types with example. [7]
b)	Explain the data routing and masking mechanisms for processing elements in SIMD computers. [7]
c)	Explain the basic structure of a centralized shared-memory multiprocessor based on a multicore chip. [7]
Q5) Sol	ve any two of the following question (7 Marks Each)
a)	State the three types of pipelined vector processing methods and explain the horizontal vector processing method with example. [7]
b)	Explain NVIDIA GPU Computational Structure. [7]
c)	What is cache coherence protocol? Explain the two classes of cache coherence protocols. [7]
	2 2 2

Total No. of Pages: 2

Seat	
No.	

Fourth Year B.Tech. (Computer Science and Engineering) (Semester-VIII) (CBCS) Examination, March - 2023 BIG DATA ANALYTICS

		BIG DATA	ANAL	YTICS
		Sub. C	ode: 847	719
		e : Thursday, 15 - 06 - 202; a.m. to 01.00 p.m.	3	Total Marks: 70
Instructi	ons:	 All questions are co Assume suitable da Figures to the right 	ta wherever	
Q1) So	lve M	ICQs. (2 Marks Each)		
a)		nat are the main compone	ents of Had	loop?
	i)	MapReduce	ii)	HDFS
	iii)	YARN	iv)	All of the above
b)	Pig sca	is a Hadoop-based ope le datasets via its own S(n-source pl L-like lan	latform for analyzing the large-
	i)	Pig Latin	ii)	Pig German
	iii)	Pig Roman	iv)	Pig Italian
c)	Wh	ich of the following scen	arios makes	s HDFS unavailable?
	i)	TaskTracker failure	ii)	JobTracker failure
	iii)	NameNode failure	iv)	DataNode failure
d)	Wh	ich is not a way to link R	and Hado	op?
	i)	RHIPE	ii)	RHadoop
	iii)	Hadoop Streaming	iv)	RHDFS
e)	time	phase of the data an	alytics life	cycle usually takes the longest
	i)	Phase 2: Data Preparation	on	
4	ii)	Phase 3: Model Planning	g	
	iii)	Phase 4: Model Building	3	
	iv)	Phase 5: Communicate	Results	

f)	10/2	is a distributed machine learning framework on top of Spark.							
	i)	MLib	ii)	GraphX					
	iii)	Spark Streaming	iv)	RDDs					
g)		ich of the following are com ning?	mon (classes of problems in machine					
	i)	Regression	ii)	Classification					
	iii)	Clustering	iv)	All of the above					

Q2) Solve any 2 of the following. (7 Marks Each)

- a) Define Big Data? Explain the Characteristics / V's of Bigdata?
- b) What is HDFS? Explain the features of HDFS?
- c) Explain the architecture of RHIPE.

Q3) Solve any 2 of the following. (7 Marks Each)

- a) Explain different applications of Big Data.
- b) List and explain different components of Hadoop.
- c) Explain the hstablereader function for Hadoop streaming.

Q4) Solve any 2 of the following. (7 Marks Each)

- a) Explain Data Analytics project life cycle stages.
- b) What is Resilient Distributed Dataset (RDD)? Explain transformations and actions in RDD. Explain RDD operations in brief?
- c) What is machine learning? Explain types of machine-learning algorithms.

Q5) Solve any 2 of the following. (7 Marks Each)

- a) Write a case study for predicting the auction sales price of heavy equipment to create a blue book for bulldozers.
- b) What are the Spark DataFrames? Why do we use them in Spark?
- c) How do you create a recommendation algorithm with Rand Hadoop?



Seat		
No.		

Total No. of Pages: 3

F.Y. B. Tech. (Computer Science and Engineering) (Part - IV) (CBCS) (Semester - VIII) Examination, March - 2023 PROJECT MANAGEMENT

(Elective - II)

Sub. Code: 84724

Day and Date: Monday, 19 - 06 - 2023 Total Marks: 70 Time: 10.30 a.m. to 1.00 p.m. Instructions: 1) All questions are compulsory. 2) Assume suitable data, wherever necessary. 3) Figures to the right indicate full marks.

Q1) Solve MCQs.

[2 each]

- Project portfolio management addresses goals of an organization, while project management addresses
 - a) strategic, tactical
 - tactical, strategic
 - internal, external
 - external, internal
- Which of the following is not a best practice for new product ii) development projects?
 - aligning projects and resources with business strategy a)
 - selecting projects that will take less than two years to provide b) payback
 - focusing on customer needs in identifying projects
 - assigning project managers to lead projects d)

iii)	iii) What tool and technique is used for all processes of project integration management?								
	a)	project management software							
	b)	templates							
	c)	expert judgment							
	d)	all of the above							
iv)	req	decessors, successors, logical relationships, leads and lags, resource uirements, constraints, imposed dates, and assumptions are all imples of							
	a)	items in an activity list							
	b)	items on a Gantt chart							
	c)	milestone attributes							
	d)	activity attributes							
v)		at tool can you use to determine whether a process is in control or of control?							
	a)	a cause-and-effect diagram							
	b)	a control chart .							
	c)	a run chart							
	d)	a control panel diagram							
vi)		isk is a document that contains results of various risk nagement processes, and is often displayed in a table or spreadsheet mat.							
	a)	management plan							
	b)	register							
	c)	breakdown structure							
	d)	probability/impact matrix							
vii)	2000	is a quantitative risk analysis tool that uses a model of a							
	syst	em to analyze its expected behavior or performance.							
	a)	Simulation							
	b)	Sensitivity analysis .							
	c)	Monte Carlo analysis							
	d)	EMV							

Q2) Solve any two of the following.

[7 each]

- a) What are the phases in traditional project life cycle? How does the project Life cycle differ from product life cycle?
- b) Explain and describe a well planned and executed project. Describe a failed project. What elements of project integration might have contributed to the success or failure of each?
- What is Project Scope Management? Explain six main processes involved in it.

Q3) Solve any two of the following.

[7 each]

- a) What is a project? What are its main attributes and project constraints?
- b) Write a short note on Weighted Scoring Model.
- c) What is meant by a sunk cost? Give examples of typical sunk costs for an IT project as well as examples from your personal life. Why is it difficult for people to ignore them when they should?

Q4) Solve any two of the following

[7 each]

- a) What are the main processes in project quality management?
- b) Explain Four basic response strategies for negative and positive risks.
- c) Explain in detail about scrum methodology.

Q5) Solve any two of the following

[7 each]

- Discuss the difference between resource loading and resource leveling, and provide an example of when you would use each technique.
- Describe the contents of a risk register and how it is used in several risk management processes.
- c) List and explain Agile methodology approaches.

ಹಿಳು

SE-97

Seat No. Total No. of Pages: 3

F.Y. B.Tech. (Computer Science and Engineering) (Part - IV) (CBCS) (Semester - VII) Examination, March - 2023 SOFTWARE TESTING AND QUALITY ASSURANCE

Sub. Code: 83860

Day and Date: Monday, 19 - 06 - 2023

Total Marks: 70

Time: 2.30 p.m. to 05.00 p.m.

Instructions:

- 1) All questions are compusiory.
- Assume suitable data wherever necessary.
- 3) Figures to the right indicate full marks.

Q1) Solve MCQs.

[1 each]

- i) Why should testing be done?
 - a) To ensure the correctness of a program
 - b) To find errors in a program
 - c) To establish the reliability of a program
 - d) To certify the effectiveness of a program
- ii) Software errors during coding are known as:
 - a) Bugs

b) Defects

c) Failures

- d) Mistakes
- iii) The focus of acceptance testing is:
 - a) To find faults
 - b) To ensure correctness of software
 - c) To test integration related issues
 - d) To test from the user's perspective
- iv) Which of the following is not true?
 - a) Verification is the process of executing a program.
 - b) Verification is the process of examining a program.
 - c) Verification is the process of inspecting a program.
 - d) Verification is the process of understanding a program.

200	***			SE-9
v)		hat is the IEEE standard for S	DD c	locument?
	a)		b)) IEEE std. 1016-1998
	c)	VALUE OF THE PROPERTY OF THE P	d)	IEEE std. 831-1998
vi)		oftware quality is determined b	у	
	a)			
	b)			
	c)		ts the	needs of the business
22	d)	None of the above		
vii)	W	hich is not a component of a u	se ca	se diagram?
	a)	Actor		
	b)			
	c)	Relationship between actor	and ι	ise case
	d)	Test case		
viii)) Re	gression testing is primarily re	lated	to
		Functional testing	b)	Data flow testing
	c)	Maintenance testing	d)	Development testing
ix)	Re	gression testing process may in	nclud	e
	a)	Fault Identification	b)	Code modification
e ve	c)	Test cases selection	d)	All of the above
x)		k should include		
	a)	Probability of occurrence of	a pro	oblem
		Impact of that problem		
	c)	Test cases		
-15		(a) and (b) both		
xi)	Wh	ich of the following testing tech	nique	can be used in order to determine
	the	validation test?		
		Black-box Testing	b)	
		Yellow- box Testing		
xii)	Aut	omated test data generation is	used	to generate
	a)	Test data	b)	Test cases
•••	c)	Test suite	d)	All of the above
xiii)		ich one is not a load testing me	tric?	
	a)	Number of concurrent users	b)	Wait Time
	c)	Total links on a page	d)	Throughput
(iv		s testing ensures that		
	a)	The network is protected from	n intr	uders
	b)	Anti-virus software identities,	dete	cts and removes viruses
	c)	Hyperlinks function properly		
	d)	Anti-virus software is installed		

Land of the same

Q2) Solve any two of the following.

[7 each]

- a) Describe some software failures. How can we minimize such failures?
- b) Discuss the areas which must be included in a good SDD design checklist. How is it useful to improve the quality of the document?
- c) What is regression testing? Discuss various categories of selective re-test problem.

Q3) Solve any two of the following.

[7 each]

- Differentiate between the V-shaped software life cycle model and the waterfall model.
- b) Discuss some characteristics which the SRS document must address. How can these be incorporated in a checklist?
- c) Explain the various steps for the generation of test cases from the use cases. Why do we identify variables in a use case?

Q4) Solve any two of the following.

[7 each]

- a) Describe the testing tools
 - i) Load Runner
 - ii) Win Runner
- b) What are the Seven Steps for Testing process?
- c) What is web testing? Differentiate between client/server applications and web application.

Q5) Solve any two of the following.

[7 each]

- a) List and explain some Automation and Testing Tools.
- b) Describe Verification Testing, Validation Testing.
- c) What are genetic algorithms? How are they different from traditional exhaustive search based algorithms?



Total	No.	of	Pages	3	
TALLET	T. CO.	UL	rages	~	١.

Seat		317	_
No.			

B.Tech. (Computer Science and Engineering) (Part - IV) (Semester - VIII) (CBCS) Examination, March - 2023 DEEP LEARNING

Sub. Code: 84720

Day and Date : Saturday, 17 - 06 - 2023	Total Marks: 70
Time: 10.30 a.m. to 1.00 p.m.	

Instructions:

- 1) All questions are compulsory.
- Assume suitable data wherever necessary.Figures to the right indicate full marks.

Q1) Solve MCQs. (1 Mark Each)

[14×1=14]

- a) Which neural network has only one hidden layer between the input and output?
 - Shallow neural network
- ii) Deep neural network
- iii) Feed-forward neural network
- iv) Recurrent neural network
- b) Which of the following is/Are limitations of Deep learning?
 - i) Datalabeling
 - ii) Obtain huge training datasets
 - iii) Both (i) and (ii)
 - iv) None of the above
- c) Which of the following would have a constant input in each epoch of training a deep learning model
 - i) Weight between input and hidden layer
 - ii) Weight between hidden and output layer
 - iii) Biases of all hidden layer neurons
 - iv) Activation function of output layer
- d) Keras is a deep learning framework on which tool
 - i) R iii) SAS

- ii) Tensorflow
- iv) Azure

0

		7h T 9		SE - 09
e)		hy Tensorflow uses computation	12-00-00-00-00-00-00-00-00-00-00-00-00-00	
	i)	Tensors are nothing but compu	itationa	al graphs
	ii)	Graphs are easy to plot		
	iii)	There is no such concept of co	mputat	ional graphs in Tensor Flow
	iv)	Calculations can be done in par	allel	
f)	Ca	nn we have multidimentionaltenson	S	
	i)	No tensor can have maximum t	wo din	nentions
	ii)	Possible only in image data		
	iii)	Yes possible		
	iv)	Possible only in geo tagged dat	а	
g)		reduces each channel in the		e map to a single value.
	i)	Max Pooling	ii)	Average Pooling
	iii)	Global Pooling	iv)	None of these
h)	Wł	nat holds the raw input of image u	sed to l	ouild ConvNets?
	i)	Input Layer	ii)	Convolutional Layer
	iii)	Activation Function Layer	iv)	Pool Layer
i)	RN	N stands for		
	i)	Recursive Neural Network		
	ii)	Recurrent Neural Network		
	iii)	Recurring Neural Network		
	iv)	Removable Neural Network		
j)	The	main and most important feature	of RN	N is
	i)	77 71 0	ii)	Hidden State
	iii)	Present State		None of these
k)	2	is a high level API built o		
	i)	PyBrain	ii)	Keras
	iii)	PyTorch	iv)	Theano

I)	WI	nat is true about Keras?			
	i)	Keras is an API desig	ned for human be	eings, not n	nachines
	ii)	Keras follows best pr			
	iii)	It provides clear and			
	iv)				
m) GN	IN Stand for			
	i)	Generative Advertisin	g Network		
	ii)	Generative Adversaria	ıl Network		
	iii)	Generate Adversarial	Network		
	iv)	Generation Adversaria			
n)	Ger	nerative Adversarial Netv	works was develop	ed and intro	oduced in .
	i)	2015	ii)	2014	
	iii)	2013	iv)	2012	102
Q2) So	lve an	y 2 of the following (7 M	Marks Each).		[2×7=14]
a)		at is the neural network		resentation	of the data for
	neu	ral network.			
b)	Wh	at is Keras? Define flatte	en layer in Keras.		
c)	Exp	lain Max Pooling Opera	ition?		
			and the		
Q3) So	lve an	y 2 of the following (7 N	Marks Each).		[2×7=14]
a)	Wh	at are the limitations of c	leep learning?		*** ** *****
b)		ine Tensor, Rank of Ter		tensor?	
c)		at do you mean by Con			? Explain CNN
		example.			*
Q4) Sol	ve any	2 of the following (7 M	Aarks Each).		[2×7=14]
a)	Exp	lain one hot encoding w	ith one example?		
b)		at is Sequential model ar			
c)		at is Deep Generative Lo			nages just based
		ne text using Generative			
Q5) Sol	ve any	2 of the following (7 M	farks Each).		[2×7=14]
a)		lain LSTM with diagram	A STATE OF THE PARTY OF THE PAR		
b)	10.75	e short note on Batch N			
c)	Exp	lain briefly about Deep I	Oream with exam	ple.	

SE-143

Total No. of Pages: 3

Seat No.

F.Y. B.Tech. (Computer Science and Engineering) (Part - IV) (CBCS) (Semester - VIII) Examination, March - 2023 BLOCK CHAIN TECHNOLOGIES (Elective - III)

Sub. Code: 84728

Day and Date: Wednesday, 21 - 06 - 2023

Total Marks: 70

Time: 10.30 a.m. to 01.00 p.m.

Instructions:

- 1) All questions are compulsory.
- 2) Figures to the right indicate full marks.
- 3) Assume suitable data wherever necessary.

Q1) Solve MCQs.

 $[7 \times 2 = 14]$

- a) Bitcoin is created by
 - i) Saifedian Ammous
- ii) Bill Buterin
- iii) Satoshi Nakamoto
- iv) None of the above
- b) The term used for blockchain splits is
 - i) fork

division

ii)

iii) merger

- iv) None of the above
- c) What is the purpose of a nonce?
 - i) A hash function
 - ii) Sends information to the blockchain
 - iii) Follows nouns
 - iv) Prevents double spending network
- d) What is the value of using block chain networks with Internet of Things (IoT)?
 - Allowing block chain users to follow self-driving cars and access these cars
 - Avoiding a spoofing attack using the secured identity that is stored on a block chain
 - iii) Enabling software that programs itself to solve problems without human intervention
 - iv) Solving expensive and complex calculations using Hyperledger Fabric mining

- A bearer instrument used to transfer value between two parties over a blockchain network?
 - A DApp
 - A Hash
 - A Node
 - iv) A Token
 - What is the role of a DAO (decentralized autonomous organization)?
 - Address the principal-agent dilemma with collaboration and acceptance of actions within agreed rules
 - ii) Embed regulated online smart contracts with the current judicial system, using public blockchains
 - iii) Offer complex online smart contracts without any link to tangible and intangible offline assets
 - iv) Provide a private blockchain contract platform on which users can run their online applications
- An attacker tries to corrupt the transaction history of a blockchain to be able to spend a token or a cryptocurrency twice? What is the most likely thing this attacker did?
 - i) The attacker changed the transaction on his node and propagated it in the network
 - The attacker edited the smart contract and recovered investor's cryptocurrency
 - The attacker gained control of more than 51% of the network's computing power
 - iv) The attacker hard-forked the network and created a new blockchain network

Q2) Solve any two of the following.

[2×7=14]

- Explain Two General Problem in detail.
- What is Zero Knowledge proof; explain in detail with neat diagram
- Explain Advantage of blockchain over conventional distributed database.

SE-143

- Q3) Solve any two of the following.
 - a) Write the difference between Private and Public blockchain.
 - Explain Sybil Attack in blockchain, what are different prevention mechanisms.
 - Write a short note on Merkle Patricia Tree.

Q4) Solve any two of the following.

[2×7=14]

[2×7=14]

- a) Explain blockchain-based IoT model, with neat diagram.
- Write a note on Attacks and Vulnerabilities in cryptocurrency.
- How the distributed ledger technology works in case of blockchain.

Q5) Solve any two of the following.

[2×7=14]

- a) Explain blockchain application in Medical Record Management System.
- Black market and Global economy.
- Who are the stakeholders for the cryptocurrency/ cryptocurrency regulation, explain in detail.

SE-144

Seat	mizib siling madra	Total	No. of Pages: 3
No.			19 1771

F.Y. B.Tech. (Computer Science and Engineering) (Part - IV) (CBCS) (Semester - VIII) Examination, March - 2023

		HOWAN COMPUT	EK III	LEKACTION		
		Sub. Coo	le: 847	229		
Day an	d Date	e : Wednesday, 21 - 06 - 2023		Total Marks : 70		
Time:	10.30	a.m. to 01.00 p.m.				
Instruct	ions:	1) All questions are comp	ulsory.			
		2) Figures to the right indicate full marks.				
		3) Assume suitable data				
			THE TET THE	incoming ye		
Q1) Sc	lve N	fCQs.		[14×1=14]		
i)	In	HCI, text could be replaced	by grap			
		Pixels	b)			
	c)	Text O	d)	Window		
ii)	W	nat makes system difficult?				
	a)	use of jargon	b)	Design inconsistency		
	c)	Fine distinction	d)	All of above		
iii)		are example of direc	t manip	ulation.		
	a)	moving Cursor action	b)	control panel		
	c)	pinching screen	d)			
iv)	Sha	Sharing same colour, shape and size is which example of .				
	a)		b)	Succinctness		
	c)	Closure	d)	Similarity		
v)	_	is human reading spe	ed in pro	ose text.		
	a)	150-160 words	b)	150 words		
	c)		d)			
vi)		Which memory stores the run time information?				
	a)	Short-term	b)	Long-term		
	c)	Mighty	d)	Sensory		
vii)		Screen design must be compatible with the capability of the system,				
		luding				
	a)		b)	System architecture		
	c)	System hardware	d)	System software		

0

viii)		refers to the graphic design and layout of user interfaces on						
1000		displays.						
		a)	Screen design	b)	Interface design			
		c)	Generic design	d)	None of these			
ix)	ix)	Ctrl, shift and alt are called keys.						
		a)	Adjustment	b)	Function			
		c)	Modifier	d)	Alphanumeric			
x)	x)	In window ME, what does ME stands for?						
		a)	Millennium	b)	Micro-Expert			
		c)	Macro-Expert	d)	Multi-Expert			
xi	xi)							
		a)	Navigation design	b)	Site structure			
		c)	Labelling	d)	None of these			
xii)	xii)							
		a)	Test the application	b)	Interaction mechan	isms		
			Design coding app					
xiii)	xiii)	Select the elements of mobile design						
		a)	Context, layout graphics	1				
		b)	Message colour					
		c)	Information architecture,	operator				
		d)	All of these					
	xiv)	Jav	aScript islanguag					
		a)	Structural	b)	An Object-Based			
		c)	Procedural	d)	None of the above			
			of the state of th			.0		
a			y two of the following.			[2×7=14]		
	a)							
	b)		y people have trouble with					
	c)	Wr	ite a short note on ordering	of data a	ind content.			
)	Solv	e an	y two of the following.			[2×7=14]		
	a)	What is meant by good user interface? Explain with example?						
	b)	What is design? What is the golden rule of design? Illustrate the process of interaction design.						
(c)		olain in detail navigation and	l flow in	screen design.			

Q4) Solve any two of the following.

- [2×7=14]
- a) Explain the concept of overlapping windows?
- b) What is mobile application media matrix?
- c) What are the various mobile designing tools? Explain how to use it for developing an application?
- Q5) Solve any two of the following.

 $[2 \times 7 = 14]$

- a) How to organize the window functions?
- b) Describe the information architecture of mobile application?
- c) Write a short note on:
 - i) Device plans
 - ii) Mark-Up
 - iii) JavaScript

